
Evolutionary Hardware-Aware Neural Architecture Search

Lukáš Sekanina


Faculty of Information Technology Brno University of Technology Božetěchova 2, 612 66 Brno, Czech Republic sekanina@fit.vutbr.cz https://www.fit.vut.cz/person/sekanina

ScaDS.Al ∴ January 18, 2023 ∴ Leipzig

Deep neural networks everywhere



Neural Network Design and Neural Architecture Search (NAS)




Outline

- Efficient processing of CNNs
- Hardware accelerators for CNNs
- Single-objective Neural Architecture Search (NAS)
 - Search spaces and Search algorithms
 - Performance predictors
 - Classification of NAS methods
- Multi-objective Neural Architecture Search
 - Hardware-aware NAS
 - NAS with HW Co-design
 - Classification of NAS methods
- Benchmarking of NAS methods
- EvoApproxNAS
- Conclusions


This talk is mostly based on:

Sekanina L.: Neural Architecture Search and Hardware Accelerator Co-Search: A Survey. IEEE Access, Vol. 9, 2021 Sze V. et al. Efficient processing of deep neural networks, Morgan & Claypool, 2020 https://www.rle.mit.edu/eems/publications/tutorials/




The number of papers on NAS according to automl.org (January 13, 2023)

Convolutional neural networks



Parameters of popular hand-crafted CNNs (ImageNet)

Model	Ref.	Top-1 Acc.	Top-5 Acc.	Parameters	MAC
		[%]	[%]	$(\cdot 10^{6})$	$(\cdot 10^{9})$
AlexNet	[27]	63.3	83.6	61.0	0.724
VGG-16	[34]	76.3	93.2	138.0	15.500
GoogLeNetV1	[30]	-	93.3	7.0	1.430
ResNet-50	[31]	79.3	94.7	25.5	3.900
ShuffleNet (1.5)	[35]	71.5	-	3.4	0.292
ShuffleNet (x2)	[35]	73.7	-	5.4	0.524
MobileNetV1	[32]	70.6	-	4.2	0.575
MobileNetV2	[32]	72.0	-	3.4	0.300
MobileNetV3-Large	[33]	75.2	-	5.4	0.219
MobileNetV3-Small	[33]	67.4	-	2.9	0.066
ViT-H/14	[2]	88.6	-	632.0	-



		Top-1		
Rank	Model	Accuracy	Parameters	Year
1	ViT-G/14	91.78%	1843M	2022
2	VITAE-H	91.20%	644M	2022
7	FixEfficientNet-L2	90.90%	480M	2020
12	CvT-W24	90.60%	277M	2021
13	EfficientNet-L2	90.55%	480M	2019
14	ViT-L/16	90.54%	307M	2020
15	BiT-L	90.54%	928M	2019
18	Mixer-H/14- 448	90.18%	409M	2021
19	FixEfficientNet-B8	90.00%	87M	2020
21	FixResNeXt-101	89.73%	829M	2019
22	DeiT-B-384	89.30%	86M	2020
29	NASNet-A Large	87.56%		2017
41	ResNet-152	84.79%		2015
45	ResNet-50	82.94%	25M	2015

paperswithcode.com, April 4, 2022

Input

ResNet

Conv

ΒN

ReLU


Conv

ΒN


Add

ReLU

Output



Development of CNN-based image classifiers



https://arxiv.org/abs/2101.09336

Efficient processing of CNNs (for inference)

Objective: Starting with a CNN model, develop its implementation(s) showing best tradeoffs between Accuracy and Latency/Energy/Memory Size for a given hardware.




Selected approaches

- Structure refinement
 - Optimized matrix multiplication, reducing the number of MACs, ...
 - Compute reuse
- Data-oriented refinement
 - Quantization
 - Weight sharing
 - Pruning
- Operator refinement
 - Dedicated operators
 - Approximate operators


0.03	
0.05	
0.1	
0.4	
0.9	
0.2	
3.1	
1.1	
3.7	
5	
640	
	0.05 0.1 0.4 0.9 0.2 3.1 1.1 3.7 5

FIGURE 8: The energy consumption for various arithmetic operations and memory accesses in a 45-nm process. The relative energy cost (computed relative to the 8-b add) is shown on a log scale. The energy consumption of data movement (red) is significantly higher than arithmetic operations (blue). SRAM: static random-access memory. (Source: Adapted from [30].)


Memory Access is the Bottleneck



Example: No reuse: **2896M** DRAM accesses required for AlexNet (724M MACs).




Convolutional Reuse (Activations, Weights) CONV layers only (sliding window)




Input data reuse: 61M DRAM accesses for AlexNet by exploiting low-cost local memory ~ 500x reduction

Quantization and bit widths


- What to quantize
 - Inference: weights, activations, partial sums
 - Training: weights, activations, partial sums, gradients, weight update
- When
 - quantization-aware training
 - fine-tuning (training data required)
 - post-training quantization without any fine tuning
- Where
 - uniform (the entire NN)
 - non-uniform (layer level, channel level, ...)
- Data formats
 - Floating point 8/16/32 bit; dynamic floating point
 - Fixed point/integer 4/8/16 bit
 - Binary and ternary {-c, 0, +c}, where c is a learnable parameter
 - Log representation
- Choosing quantized values
 - uniform
 - non-uniform (powers of 2, heuristically determined)
- Typical bit widths
 - 8 bit for inference (FX)
 - 16 bit for training (FP)




Quantization and approximation in ResNet



ResNet instance	# conv. layers	$\frac{\text{mults}}{\times 10^6}$	accuracy [%] (floating-point)	accuracy [%] (qint-8)
ResNet-8	7	21.1	83.42	82.85
ResNet-14	13	35.3	85.93	85.81
ResNet-20	19	49.5	88.32	88.09
ResNet-26	25	63.6	90.05	89.70
ResNet-164 v2	163	592.6	74.46	74.27



TFApprox enables the use of approx. multipliers in TensorFlow (GPU)




https://github.com/ehw-fit/tf-approximate

Mrázek, Sekanina et al. JETCAS 2020 11

Approximate multipliers in ResNet


 All exact 8-bit multiplications of all convolutional layers of different ResNet CNNs were replaced with one approximate implementation. Repeated for 35 different approximate 8-bit multipliers (from EvoApproxLib) to find Pareto fronts (Accuracy on CIFAR-10 vs. Energy).



Outline

- Efficient processing of CNNs
- Hardware accelerators for CNNs
- Single-objective Neural Architecture Search (NAS)
 - Search spaces and Search algorithms
 - Performance predictors
 - Classification of NAS methods
- Multi-objective Neural Architecture Search
 - Hardware-aware NAS
 - NAS with HW Co-design
 - Classification of NAS methods
- Benchmarking of NAS methods
- Conclusions

Accelerators for Machine Learning




Performance: the number of inferences per second Energy-efficiency: the number of inferences per Watt/s

Platform Chip		Freq. 1	Precision	Perform.	Power	Efficiency
		[MHz]		[infer./s]	[W]	[infer./s/W]
ASIC	Eyeriss	200	FX16	34.7	0.3	124.8
FPGA	Kintex KU115	235	FX8	2252	22.9	98.3
FPGA	Kintex KU115	235	FX16	1126	22.9	49.2
FPGA	Zynq XC7Z045	200	FX8	340	7.2	47.2
FPGA	Zynq XC7Z045	200	FX16	170	7.2	23.6
GPU	Jetson TX2	1 300	FP16	250	10.7	23.3
GPU	Titan X	1417	FP32	5120	227.0	22.6
CPU	Core-i7	3 500	FP32	162	73.0	2.2


AlexNet on various platforms

Unconventional platforms: in-memory computing, stochastic computing, memristive, RRAM, ...


Two types of DNN accelerators




CPU, GPU (for training & inference)



ASIC, FPGA (usually for inference only)



Example of an ASIC accelerator: Eyeriss (MIT, v1 2016; v2 2019)




Adopted from Sze et al. 2020


Outline

- Efficient processing of CNNs
- Hardware accelerators for CNNs
- Single-objective Neural Architecture Search (NAS)
 - Search spaces and Search algorithms
 - Performance predictors
 - Classification of NAS methods
- Multi-objective Neural Architecture Search
 - Hardware-aware NAS
 - NAS with HW Co-design
 - Classification of NAS methods
- Benchmarking of NAS methods
- Conclusions

- The aim of NAS is to automate the process of finding the most suitable NN architecture for a given dataset. The single-objective NAS has one objective maximizing the Accuracy.
 - Neuro-evolution has been performed in the Evolutionary Algorithms community since the mid-1980.
 - NAS has been connected with DNNs since 2016.
- Key components of NAS methods
 - Search space
 - Search algorithm
 - Performance estimation/evaluation
- Target hardware: usually GPU




- u a calluluate ININ III
- w weights
- Acc Accuracy




Search Spaces and CNN encoding

Candidate CNN ~ string of integers Search space ~ all feasible strings



Macro search space

- The entire CNN is encoded.
- Some parts can be fixed by the designer.



Micro search space - A subgraph (cell, block) or subgraphs is/are encoded and reused.

n-times

n-times

n-times

Input

Conv

Cell

Pooling

Cell

Pooling

Cell

SoftMax

Hierarchical search space

Recursive
 construction using
 a set of small
 graphs.

Indirect encoding


- A construction program is encoded.
- The program is executed to build a NN.

(Node ID; Operation; Parameter; Source ID 1; Source ID 2). Set of operations: (1) convolution, (2) max. pooling, (3) average pooling, (4) identity, (5) add, (6) concatenation, (7) terminal node [87].


Recent survey:

Vargas-Hákim G.A. et al. A Review on Convolutional Neural Network Encodings for Neuroevolution. IEEE Tr. On Evol. Comp. 26(1), 2022 20


Search Algorithms: Reinforcement learning




- The agent's action is the generation of a CNN architecture.
- The agent's reward is the accuracy of CNN (obtained after training and validation on the test set).
- The agent (controller) is typically implemented as a recurrent neural network (RNN).
- The parameters of the RNN are optimized (using policy gradients techniques such as REINFORCE) in order to maximize the expected validation accuracy.



A recurrent neuron (left) unrolled through time (right)




Search Algorithms: Genetic Algorithm



Example: Zhichao Lu et al. NSGA-Net, GECCO 2019


Encoding: CNN is a set of <u>phases</u>; max. <u>6 nodes</u> in each phase encoded using a bit string. A node can be convolution, pooling, batch-normalization...



Search method:

NSGA-II (classification error vs the number of FLOPs), crossover, bit flip mutation, Bayesian Optimization Algorithm, population size = 40, generations = 20+10, i.e. 1200 network architectures are created in a single run Training (during the evolution): SGD (Stochastic Gradient Descent) for 25 epochs

Validation of evolved CNNs: 600 epochs, batch size 96, data preprocessing, regularization ...




Search Algorithms: Differentiable Neural Architecture Search

The weights w and continuous parameters α representing the NN architecture are jointly optimized by a gradient method.

Node *x*^(*i*): Feature map

Edge $o^{(i,j)}$: Operation, e.g. Conv3, Conv5, AvgPool



Let \mathcal{O} be a set of candidate operations (e.g., convolution, max pooling, *zero*) where each operation represents some function $o(\cdot)$ to be applied to $x^{(i)}$. To make the search space continuous, we relax the categorical choice of a particular operation to a softmax over all possible operations:

$$\bar{o}^{(i,j)}(x) = \sum_{o \in \mathcal{O}} \frac{\exp(\alpha_o^{(i,j)})}{\sum_{o' \in \mathcal{O}} \exp(\alpha_{o'}^{(i,j)})} o(x)$$

$$\tag{2}$$

where the operation mixing weights for a pair of nodes (i, j) are parameterized by a vector $\alpha^{(i,j)}$ of dimension $|\mathcal{O}|$. The task of architecture search then reduces to learning a set of continuous variables $\alpha = \{\alpha^{(i,j)}\}$, as illustrated in Fig. 1. At the end of search, a discrete architecture can be obtained by replacing each mixed operation $\bar{o}^{(i,j)}$ with the most likely operation, i.e., $o^{(i,j)} = \operatorname{argmax}_{o \in \mathcal{O}} \alpha_o^{(i,j)}$. In the following, we refer to α as the (encoding of the) architecture.

Algorithm 1: DARTS – Differentiable Architecture Search
Create a mixed operation $\bar{o}^{(i,j)}$ parametrized by $\alpha^{(i,j)}$ for each edge (i,j)
while not converged do
1. Update architecture α by descending $\nabla_{\alpha} \mathcal{L}_{val}(w - \xi \nabla_{w} \mathcal{L}_{train}(w, \alpha), \alpha)$
$(\xi = 0 \text{ if using first-order approximation})$
2. Update weights w by descending $\nabla_w \mathcal{L}_{train}(w, \alpha)$
Derive the final architecture based on the learned α .

DARTS reduced the search time 10x-500x on ImageNet.

Comparison of single-objective NAS methods from 2018

Table 3: Comparison with state-of-the-art image classifiers on ImageNet in the mobile setting.

Architecture	Test E	rror (%)	Params	$+\times$	Search Cost	Search
Arcintecture	top-1	top-5	(M)	(M)	(GPU days)	Method
Inception-v1 (Szegedy et al., 2015)	30.2	10.1	6.6	1448	_	manual
MobileNet (Howard et al., 2017)	29.4	10.5	4.2	569	_	manual
ShuffleNet $2 \times (g = 3)$ (Zhang et al., 2017)	26.3	_	~ 5	524	_	manual
NASNet-A (Zoph et al., 2018)	26.0	8.4	5.3	564	2000	RL
NASNet-B (Zoph et al., 2018)	27.2	8.7	5.3	488	2000	RL
NASNet-C (Zoph et al., 2018)	27.5	9.0	4.9	558	2000	RL
AmoebaNet-A (Real et al., 2018)	25.5	8.0	5.1	555	3150	evolution
AmoebaNet-B (Real et al., 2018)	26.0	8.5	5.3	555	3150	evolution
AmoebaNet-C (Real et al., 2018)	24.3	7.6	6.4	570	3150	evolution
PNAS (Liu et al., 2018a)	25.8	8.1	5.1	588	~ 225	SMBO
DARTS (searched on CIFAR-10)	26.7	8.7	4.7	574	4	gradient-based

H. Liu, K. Simonyan, and Y. Yang, ``DARTS: Differentiable architecture search," ICLR 2019


Mobile setting: up to 600 million MACs per inference

SMBO -

Sequential Model Based

Supernet (one-shot network)

- Idea: Each candidate CNN could be seen as a **subnetwork** of a larger network.
- A single large over-parameterized network (**supernet**) is constructed such that it contains every possible operation in the search space.
- Once the supernet model is trained (which is very expensive!), it is used for evaluating the performance of many different architectures (subnetworks) sampled by zeroing out or removing some operations.
- The expensive design of supernet is amortized by reusing it for different target scenarios (chips).



Each cell has choice blocks and each choice block can select up to 2 operations. Solid edges are used in every architecture, where dash lines are optional (Bender et al 2018)

Selected single-objective NAS methods


Method	Ref.	Year	NAS: Se	earch	Super	In	ngNet	C-10		
			Algorithm	Space	Net		Param. $[\cdot 10^{6}]$	Top-1 Acc.	Param. [·10 ⁶]	
NAS	[3]	2016	RL	macro		-	_	96.35	37.4	
CoDeepNEAT	[84]	2017	ĒĀ	hierarchical				92.70		
GeNET	[78]	2017	EA	stage		72.1	156.0	94.61	_	
MetaQNN	[112]	2017	RL	macro		-	_	93.08	11.2	
ĒNĀS	[104]	2018	RL	cell/macro				97.11	4.6	
NASNet	[82]	2018	RL	cell		82.7	88.9	97.81	27.6	
PNAS	[97]	2018	SMBO	block		82.9	86.1	96.59	3.2	
ĀMŌĒBĀ	[96]	2019	ĒĀ, RĒ	cell		83.9	469.0	96.66	3.2	
CGP-CNN19	[95]	2019	EA	global		-	_	95.10	2.7	
DARTS	[108]	2019	gradient	cell		73.3	4.7	97.24	3.3	
MixNet	[113]	2019	RL	kernel		78.9	7.3	_	-	
RENAS	[114]	2019	RL, EA	cell		75.7	5.4	97.12	3.5	
ShuffleNAS	[115]	2019	RL	cell			_	96.43	3.1	
ĊŇŇ-ĠĀ	[116]	2020	ĒĀ	macro				96.78	2.9	
MS-RANAS	[117]	2020	gradient	cell		-	_	95.00	_	
AS-NAS	[118]	2021	ĒĀ, ĒĀ	macro				97.77	16.6	
DNAL	[119]	2021	gradient	channel	Y	75.0	3.6	94.30	1.2	
LaNAS	[98]	2021	MCTS, SMBO	cell	Y	80.8	8.2	99.01	44.1	
P-DARTS	[111]	2021	gradient	cell		75.9	5.4	97.75	10.5	
PC-DARTS	[110]	2021	gradient	cell	Y	75.9	5.1	97.45	3.2	
TE_NAS	[102]	2021	training free	cell	Y	75.5	5.4	97.37	3.8	
VINNAS	[120]	2021	gradient	cell	Y	-	_	96.06	1.8	


see Sekanina L.: IEEE Access, 2021 SMBO – Sequential Model Based Optimization


Outline

- Efficient processing of CNNs
- Hardware accelerators for CNNs
- Single-objective Neural Architecture Search (NAS)
 - Search spaces and Search algorithms
 - Performance predictors
 - Classification of NAS methods
- Multi-objective Neural Architecture Search
 - Hardware-aware NAS
 - NAS with HW Co-design
 - Classification of NAS methods
- Benchmarking of NAS methods
- Conclusions

Multi-objective NAS for a particular (fixed) hardware








Hardware-aware NAS is a NAS reflecting a given hardware executing the inference.

Important: Hardware itself **is not** optimized! There is no additional search space of hardware configurations.

Multi-objective NAS for a particular (fixed) hardware



ProxylessNAS optimizing Accuracy and Latency

Possibilities when solving a multi-objective optimization problem with objective functions $f_1 \dots f_m$:


- 1. Transform it into a single-objective problem (using suitable constraints, prioritization, or <u>aggregation</u> $\longrightarrow f^A(a) = \sum_{i=1}^m v_i \cdot f_i(a)$ techniques) and solve it with a common single-objective method
- 2. Employ a truly multi-objective

approach, e.g. NSGA-II, that utilizes the concept of Pareto dominance during the search.

Model	Top-1 (%)	GPU latency	CPU latency	Mobile latency
Proxyless (GPU)	75.1	5.1ms	204.9ms	124ms
Proxyless (CPU)	75.3	7.4ms	138.7ms	116ms
Proxyless (mobile)	74.6	7.2ms	164.1ms	78ms

Shortening the evaluation time: Accuracy

- Simplify the common approach
 - Employ a proxy data set
 - Reduce the number of training epochs
 - Extrapolate the learning curve
 - etc.
- Build a surrogate model Accuracy predictor
 - NN
 - regression trees
 - Gaussian process (GP)
 - etc.
- NAS needs only the rank of the performance values




Results on NASBench-101 (CIFAR-10) by Wen W. et al. ECCV 2020_{30}


Shortening the evaluation time: Hardware metrics

Hardware metrics: Latency, Energy, Area, Memory etc.


Methods according to Benmeziane et al. 2021:

- **Baseline:** Real-time measurements on target hardware.
- Analytical Estimation consists of analytical computing • a rough estimate, e.g., using the processing time, the stall time, and the starting time.
- **Prediction Model** a ML model is built to predict the cost • using architecture and dataset features.
- Lookup Table Models •






#MAC is not a good proxy for latency! Shown for various NN models on a Google Pixel phone.



DNN-to-Accelerator Mapping and Energy estimation SW tools

• Timeloop [Parashar, ISPASS 2019]

- A tool searching for the most suitable mapping of DNN to HW accelerator (several search methods implemented)
 - Layer-wise data tiling reflecting the memory hierarchy of the accelerator
- HW accelerator is described at the architecture level, incl. data flow organization
- Performance Simulator -> Action counts
- Accelergy [Wu, ICCAD 2019]
 - Early stage energy estimation tool at the architecture level
 - Estimate energy consumption based on architecture level components (e.g., # of PEs, memory size, on-chip network)
 - Plug-ins for different technologies



Selected hardware-aware NAS methods

			NAS:	Search	Super				Da	ata set (
Method	Ref.	Year	Algorithm	Space		Objectives	Estimation Method	Target device	ImgNet	C-10
DSE	[103]	2016	M-H	macro		Normalized Cost	Acc: NN; Cost: MAC, Mem	GPU		86.00
Large-Scale	[93]	2017	ĒĀ	macro		FLOPS	None	GPŪ		94.60
DNAS	[81]	2018	gradient	block	Y	<u>Cost</u>	Cost: Param×BitWidth	ASIC	74.6	95.07
DPP-Net	[125]	2018	SMBO	cell		Lat, Mem, Params	Acc: NN	CPU, GPU, Mobile	75.8	95.64
MONAS	[143]	2018	RL	macro		Energy, Power	NVIDIA profiling tool	GPU		95.50
FBNet	[105]	2019	gradient	macro	Y	Lat	Lat: LUT	GPU, Mobile	74.9	
ChamNet	[127]	2019	EA	hyperp		Lat, Energy	Acc, Energy: GP predictor	GPU, DSP, Mobile	75.4	
MNASNet	[12]	2019	RL	block		Lat	None	mobile	76.7	
NSGANetV1	[94]	2019	EA, Bayes	block		FLOPS	None	GPU		96.15
ProxylessNAS	[11]	2019	gradient	macro	Y	Lat	Lat: LUT	GPU, CPU, Mobile	75.1	97.92
SNAS	[109]	2019	gradient	cell		Params	None	GPU	72.7	97.15
APQ	[126]	2020	ĒĀ	block	Y -	Lat, Energy	Ācē: NN; Lat: LŪT	ASIC	75.1	
Hurricane	[131]	2020	EA	macro	Y	Lat	Lat: Bayes. Regression	DSP, CPU, Movidius	76.7	
MCUNet	[148]	2020	EA	macro	Y	Lat, Mem, Flash	None	MCU	70.7	
NSGANetV2	[6]	2020	EA	block	Y	Lat, MAC, Params	Acc: ML-surrogate	GPU	80.4	98.40
OFA	[7]	2020	gradient	block	Y	Lat	Acc, Lat: NN	GPU, FPGA, Mobile	80.0	
S3NAS	[147]	2020	gradient	block	Y	Lat	Lat: cycle-level simulator	TPUv3	82.7	
SinglePathNAS	[107]	2020	gradient	macro	Y	Lat	Lat: per-layer model	GPU, Mobile	74.9	
TF-NAS	[140]	2020	gradient	macro	Y	Lat	Lat: LUT	GPU	76.9	
μNAS	[142]	2021	ĒĀ	macro		Lat, Mem, MAC	Lat: MĀC	MCU		86.49
E-DNAS	[149]	2021	gradient	block		Lat	Lat: LUT	DSP	76.9	
HardCoRe-NAS	[86]	2021	gradient	hierarchical	Y	Lat	Lat: formula	GPU, CPU	78.0	
HSCoNAS	[137]	2021	EA	block	Y	Lat	Lat: formula	GPU, CPU	77.6	
MicroNets	[141]	2021	gradient	block	Y	Lat, Energy	Lat, Energy: OP count	MCU		
NAS_Edge	[101]	2021	Bayes	cell		Lat	Lat: formula	FPGA	65.2	95.37
NetAdaptV2	[150]	2021	RL	block	Y	Lat, MAC	None	GPU, Mobile	78.5	

see Sekanina L.: IEEE Access, 2021

Lat – Latency, Mem – RAM size; Flash – Flash size

NAS with HW Co-design: Three search spaces!

Search Spaces	Search Algorithms
NN models	RL, EA, SMBO, gradient 🔺
NN weights	Gradient
HW	EA, ILP, gradient,
configurations	join with


Bit widths Quantization PE array size Buffer size MAC circuit configuration (approx. multipliers) Dataflow organization Tiling strategy Loop order Memory subsystem parameters Preferences for the high-level synthesis SW

...

We can observe that the HW-aware NAS has a much narrower search space than the proposed coexploration approach. Basically, HW-aware NAS will prune the architectures that violates hardware specifications on a fixed hardware design. However, by opening the hardware design space, it is possible to find a tailor-made hardware design for the pruned architectures to make them meet the hardware specifications. Therefore, compared with the HWaware NAS, the co-exploration approach enlarges the search space. As a result, it can make better tradeoffs between accuracy and hardware efficiency. [Jiang et al. IEEE TCAD 2020]

NAS with HW Co-design: selected approaches


One search algorithm



Sample CNN & HW configuration Evaluate Accuracy & Obtain HW parameters **REPEAT until** not satisfactory Report the best CNN-HW pair

Too time-consuming!

Two search algorithms



- Sample a CNN model A
- Optimize HW for A
- **IF** the HW implementation of A is satisfactory
- **THEN** Train and test A to get Accuracy

ELSE Discard A

REPEAT until not satisfactory Report the best CNN-HW pair

Selected NAS methods with HW Co-design

Method	Ref.	Year	NAS: S	earch	Super		Muti-objective		Accelerator Co-design	Quant	Estimation	Target device
			Algor.	Space	Net	Objectives	strategy	Search Alg.	Search Space (key parameters)		Method	
		I						Сог	nmon Platforms			• •
AutoDNN	[14]	2019	SCD	hyperp		Lat, Resources	Constr	in NAS	parallelization factor, quantization	Y	formula	FPGA
Lu et al.	[47]	2019	RL	macro		Lat, LUT	co-search	DP	tiling, partition of layers	Y	formula	FPGA
QNAS	[51]	2019	EA	block	Y	EDP	co-search	EA	#PE, mem. params	Y	simulator	ASIC
CodesignNAS	[139]	2020	RL	cell		Lat, Ārea	Agg., Constr	in NĀS	mem. params, parallelism degree		LŪT	FPGA
DNA	[15]	2020	gradient	macro	Y	FPS,Lat,EDP	co-search	gradient	#PE, mem. params, DataFlow, tiling		Lat: simulator	FPGA, ASIC
EDD	[48]	2020	gradient	block		Lat,Resources	Agg.	in NAS	parallelization factor	Y	Lat: formula	GPU, FPGA
HotNAS	[49]	2020	RL	macro		Lat	Agg., Constr	in NAS	mem. params, #PE, tiling, bandwidth	Y	Lat: formula	FPGA
YOSO	[130]	2020	RL	cell	Y	Lat, Energy	Agg.	in NAS	#PE, mem. params, Dataflow		GP	ASIC
DANCE	[170]	2021	RL	cell		EDA	Agg.	in NĀS –	#PE, mem. params, Dataflow		Lat: simulator	ASIC
Liang et al.	[136]	2021	gradient	cell	Y	Lat, LUT, DSP	Agg.,Constr	in NAS	parallelization factor, buffering factor		Lat: formula	FPGA
NAAS	[8]	2021	gradient	block	Y	EDP	co-search	EA	#PE, mem. params., compiler mapping		simulator	TPU, ASIC
NAHAS	[129]	2021	RL	block	Y	Lat, Area	Agg.,Constr	in NAS	# PE, #SIMD units, mem. param.		Lat: NN	TPU
Pinos et al.	[171]	2021	EA	macro		Energy, Params	Pareto	in NAS	approximate multiplier type		formula	ASIC
		I						Multiple	Models/Accelerators		1	l l
FNAS	[172]	2019	RL	hyperp		Lat	Agg., Constr	none	none		Lat: formula	FPGA
ASICNAS	[73]	2020	RL	macro		Lat, Energy, Area	Agg., Constr	ILP, in NAS	accelerator type, #PE, bandwidth		simulator	ASIC
HWSW-CoExp	[13]	2020	RL	macro		Lat	Agg.	in NAS	partitioning, assignment		Lat: model	FPGA
Multi-HW	[128]	2021	RL	block	Y	Lat	Agg.	none	none		lin. model	TPU, GPU, DSP
		I						Uncon	ventional platforms		1	l l
PABO	[173]	2019	Bayes	hyperp		Energy	Pareto	none	none		simulator	Memristive
NACIM	[50]	2021	RL	hyperp		Lat, Energy, Area	Agg.	in NAS	device type, circuit topology	Y	simulator	In-Memory
NAS4RRAM	[132]	2021	EA	cells		Energy	Agg.,Constr	none	none		simulator	RRAM
-								•			•	·

see Sekanina L.: IEEE Access, 2021

in NAS – one search algorithm. The same algorithm is used to search for the NN model and HW configurations

NAS with HW Co-design: The NAAS method

- Normalized EDP and top-1 accuracy of ResNet (on ImageNet)
- Eyeriss accelerator
 - Eyeriss
 - NHAS on Eyeriss
 - NAAS (accelerator-compiler co-search)
 - NAAS (accelerator-compiler-NN co-search)




TABLE I: Neural-Accelerator architecture search space.

Accelerator	Compute Array Size (#rows/#columns) (Input/Weight/Output) Buffer Size PE Inter-connection (Dataflow)	
Compiler Mapping	Loop Order, Loop Tiling Sizes	
Neural Network	#Layers, #Channels, Kernel Size Block Structure, Input Size	

Y. Lin, M. Yang, and S. Han: NAAS: Neural accelerator architecture search, DAC 2021


Normalized EDP (Energy-Delay Product)

Comparison of selected NAS methods

- NAS methods are evaluated with respect to the quality of produced CNNs and the resources needed to generate them.
- Fair benchmarking of an extensive collection of NAS methods (particularly the hardware-aware NAS methods) remains an open research problem. The difficulty is that too many aspects have to be considered during the comparison, and their deep cross-analysis is expensive to perform.


Figure:

- The top-1 accuracy (ImageNet), the number of MACs, and latency on Pixel 1 phone for CNNs obtained using selected NAS methods.
- An unknown latency is depicted using a grey color.
- The circle's area is proportional to the total design time (on a scale from 150 to 40 000 GPU hours).



HW-NAS-Bench: Hardware-Aware Neural Architecture Search Benchmark


- A unified benchmark for HW-NAS to make HW-NAS research more reproducible and accessible.
- Search spaces
 - NAS-Bench-201: 46875
 architectures (CIFAR-10, CIFAR-100, ImageNet16-120)
 - FBNet: 10²¹ architectures (CIFAR-100, ImageNet)
- HW: Edge GPU, Edge TPU, Raspberry Pi 4, Pixel 3, Eyeriss , FPGA
- Available information for each NN model on a given HW: Accuracy, Latency, Energy



Li Ch. et al. HW-NAS-Bench: Hardware-Aware Neural Architecture Search Benchmark, ICLR 2021

Example: NAS with approximate multipliers (1) [Pinos, Mrazek, Sekanina: GENP 2022]


EvoApproxNAS: Cartesian genetic programming + NSGA-II used to design CNNs for image classification and select suitable approximate multipliers (from EvoApproxLib for convolutional layers). Approximate multipliers are employed to reduce power consumption of the on-chip inference



ID	Name	Arity	Parameters	Values
0	summation	2	-	-
1	batch_norm	1	-	-
2	activation	1	activation	$\{relu, elu, leakyrelu, prelu\}$
3	depthwise_conv2d	1	kernel_size strides activation use_bias approx_mul_file	$\begin{array}{l} \{2 \times 2, 3 \times 3\} \\ \{1 \times 1, 2 \times 2\} \\ \{relu, elu\} \\ \{True, False\} \\ \{list_of_ax_mults\} \end{array}$
4	conv2d	1	kernel_size channels strides activation use_bias approx_mul_file	$ \begin{array}{l} \{2\times2,3\times3\} \\ \{32,40,48,64,80,96,112,128 \\ \{1\times1,2\times2\} \\ \{relu,elu\} \\ \{True,False\} \\ \{list_of_ax_mults\} \end{array} $
5	basic_residual	1	kernel_size channels strides preact approx_mul_file	$ \begin{array}{l} \{3 \times 3, 4 \times 4\} \\ \{32, 40, 48, 64, 80, 96, 112, 128 \\ \{1 \times 1, 2 \times 2\} \\ \{True, False\} \\ \{list_of_ax_mults\} \end{array} $
6	residual_bottleneck	1	kernel_size factor strides approx_mul_file	$\begin{array}{l} \{3\times3,4\times4\} \\ \{1.0,1.5,2.0,2.5,3.0,3.5,4.0\} \\ \{1\times1,2\times2\} \\ \{list_of_ax_mults\} \end{array}$
7	residual_inverted	1	kernel_size factor strides approx_mul_file	$\begin{array}{l} \{3\times3,4\times4\} \\ \{1.0,1.5,2.0,2.5,3.0,3.5,4.0\} \\ \{1\times1,2\times2\} \\ \{list_of_ax_mults\} \end{array}$
8	dropout	1	min max	$\{0.05, 0.10, 0.15\}$ $\{0.20, 0.25, 0.30\}$
9	max_pooling	1	-	-


Typical setup of CGP: 10 x 30 nodes, population_size = 8, generations = 10, mutation-based search.

NAS with approximate multipliers (2)



Classification accuracy on CIFAR-10 vs. power consumption (of all multiplications in convolutional layers).

NAS with approximate multipliers (3)




Conclusions

- We surveyed the key elements of recent NAS methods that to various extents consider hardware implementation of the resulting CNN. We classified these NAS methods into three major classes:
 - single-objective NAS (no hardware is considered)
 - hardware-aware NAS
 - NAS with hardware co-optimization.
- NAS methods improve design productivity and enable the designer to automatically obtain competitive CNNs for various hardware platforms and data sets.
- The original NAS approach was significantly accelerated by using pre-trained supernets, adopting surrogate models, and incorporating the differentiable architecture search.
- Introducing the hardware search space has led to more efficient implementations of CNNs on particular hardware platforms. However, several search algorithms working in the space of weights, neural architectures, and hardware configurations have to be coordinated, making the entire method complicated.

References: CNNs and their efficient processing

- Sze V., Chen Y.H., Yang T.J., Emer J.S.: Efficient Processing of Deep Neural Networks. Morgan & Claypool Publishers, 2020
- Sze, V., Chen, Y., Yang, T., Emer, J.S.: Efficient processing of deep neural networks: A tutorial and survey. Proc. of the IEEE, Vol. 105, No. 12, 2295-2329, 2017
- Yanjiao Chen et al.: Deep Learning on Mobile and Embedded Devices: State-of-the-art, Challenges, and Future Directions. ACM Comput. Surv. 53, 4, Article 84, 2020, 37 pages
- Venkataramani S. et al.: Efficient AI System Design With Cross-Layer Approximate Computing. Proc. of the IEEE, Vol. 108, No. 12, 2020
- Mittal S., A survey of FPGA-based accelerators for convolutional neural networks, Neural Comput. Appl., vol. 32, no. 4, pp. 1109-1139, 2020



References: NAS

- NAS
 - T. Elsken, J. H. Metzen, and F. Hutter, Neural architecture search: A survey, J. Mach. Learn. Res., vol. 20, pp. 55:1-55:21, 2019
 - K. O. Stanley, J. Clune, J. Lehman, and R. Miikkulainen, Designing neural networks through neuroevolution, Nature Mach. Intell., vol. 1, pp. 24-35, 2019
 - P. Ren, Y. Xiao, X. Chang, P.-Y. Huang, Z. Li, X. Chen, and X. Wang, A comprehensive survey of neural architecture search: Challenges and solutions, ACM Comput. Surveys, vol. 54, no. 4, pp. 1-34, 2021
 - E.-G. Talbi, Automated design of deep neural networks: A survey and unified taxonomy, ACM Comput. Surv., vol. 54, no. 2, pp. 1-37, 2021
 - Vargas-Hákim G.A. et al. A Review on Convolutional Neural Network Encodings for Neuroevolution. IEEE Tr. On Evol. Comp. 26(1), 2022
- HW-Aware NAS:
 - Sekanina L.: Neural Architecture Search and Hardware Accelerator Co-Search: A Survey. IEEE Access, Vol. 9, 2021, p. 151337-151362
 - Hadjer Benmeziane, Kaoutar El Maghraoui, Hamza Ouarnoughi, Smail Niar, Martin Wistuba, Naigang Wang: Hardware-Aware Neural Architecture Search: Survey and Taxonomy. Proc. of the Thirtieth International Joint Conference on Artificial Intelligence Survey Track. 2021, Pages 4322-4329

Zdeněk Vašíček Vojtěch Mrázek Michal Piňos Filip Vaverka

...



Thank you!

https://ehw.fit.vutbr.cz

This work was supported by the Czech Science Foundation projects: Automated design of hardware accelerators for resource-aware machine learning, 21-13001S AppNeCo: Approximate Neurocomputing, 22-02067S

